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A power driver has been developed to control piezoelectric stack actuators used in automotive application. An FEM model of
the actuator has been implemented starting from experimental characterization of the stack and mechanical and piezoelectric
parameters. Experimental results are reported to show a correct piezoelectric actuator driving method and the possibility to obtain
a sensorless positioning control.
1. Introduction
In linear piezoelectricity, the equations of linear elasticity are
coupled to the charge equation of electrostatics by means of
the piezoelectric constants. However, the electric variables
are not purely static, but only quasistatic, because of the
coupling to the dynamic mechanical equations.
The aim is to obtain an analytical model in order to study
the displacement of the free end of the stack and the system
dynamics. To improve the eﬃciency of the transconductance
amplifier employed, a switching bidirectional converter has
been developed to correctly control the tip displacement of
the stack and to recover the energy stored in the actuator
during the discharge phase; this solution minimizes the
required PCB area and reduces the input power. The control
strategy is chosen in order to drive the piezoelectric actuator
in charge for accurate tip displacement estimation and
reduction of the intrinsic hysteresis of material. The complete
system can be described in Figure 1.
2. Piezoelectric Stack Actuator Model
Hysteresis is observable in open loop operation; it can be
reduced by charge control (Figure 2) and virtually eliminated
by closed loop operation.
There are fundamentally two diﬀerent driving methods
for piezoelectric actuators:
(1) charge driving,
(2) voltage driving.
Piezoelectric stack displacement depends on the charge
stored on it; so using a charge feedback amplifier, it is possible
to correctly drive the actuator. Considering the piezoelectric
actuator as a 4-port element, for charge driving techniques,
inputs are charge and external force (if present) and the
outputs are tip displacement and voltage drops on it (see
Figure 3). Using instead voltage driving techniques, inputs
are voltage and external force and outputs are charge and tip
displacement. For piezoelectric stack, we can create an FEM
model that is useful to study the displacements of the free end
of the stack and the system dynamics.
This model does not consider damping in a first stage:
this eﬀect is introduced in a second stage taking into account
the experimental response of the piezoelectric actuator in
resonance conditions. Including the mechanical dynamic
behavior, this equivalent model can be easily implemented
in electronics simulation software.
For a piezoelectric material, the equations we need are
clearly standardized in the document ANSI/IEEE STD 176-
1987, which expresses piezoelectric equations and physical
constants in SI units.
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Figure 1: Schematic diagram of the proposed control architectures.
The constitutive equations of a piezoelectric material at a
microscopically level are the following:
S = sET + dE,
D = dT + εTE,
(1)
or in an equivalent form:
T = cDS− hD,
E = −hS + βD.
(2)
The meaning of each symbol conventionally used in previous
expressions is the following:
(i) S : strain of the material,
(ii) sE : Young’s modulus (m2/N),
(iii) T : mechanical stress (N/m2),
(iv) d : charge constant (C/N),
(v) E: electric field applied (V/m),
(vi) D : electric displacement (C/m2),
(vii) εT : permittivity (F/m),
(viii) cD : elastic stiﬀness constant (N/m2),
(ix) h : piezoelectric constant (V/m) = (N/C),
(x) β : impermittivity constant (m/F).
The relations that regulate the behavior of the entire
piezoelectric actuator are derived from a classic FEM
approach based on the standard defined equations.
The core of the actuator is a stack of piezoelectric layers.
Electrically speaking, the layers are in parallel, while from
a mechanical point of view they are in series. Applying
a voltage to the electrical leads of the stack will cause a
displacement of the mechanical sides and a force on the faces
that are respectively the sum of displacements and forces of
each layer.
Once defined the potential and kinetic energy associated
to the element, it is possible to obtain the two electromechan-
ical equations that regulate the behavior of the piezoelectric
element. If we consider charge driving, the equations of the
stack are
Mq¨
stack
(t) + KQq
stack
(t)− ΓQpiezo(t) = Fext(t),
ΓTq
stack
(t) +
1
Cpzt
Qpiezo(t) = Vpzt(t).
(3)
While using voltage driving, the equations are
Mq¨
stack
(t) + KVq
stack
(t)−ΘVpzt(t) = Fext(t),
ΘTq
stack
(t) + CpztVpzt(t) = Qpiezo(t).
(4)
Mechanical and electrical dissipations are not considered
during this step. The meaning of each symbol conventionally
used in previous expressions is the following:
(i) M : is the mass matrix,
(ii) KV : is the stiﬀness matrix (short circuit Vpzt = 0),
(iii) KQ : is the stiﬀness matrix (open circuit Qpiezo = 0),
(iv) Θ : is the electromechanical coupling matrix,
(v) qstack : is the nodal displacement,
(vi) Fext : is the external force on stack tip,
(vii) Vpzt : is the voltage drops on piezo stack,
(viii) Cpzt : is the equivalent piezo capacitance,
(ix) Γ = Θ /Cpzt,
(x) Qpiezo : is the charge stored on piezo stack.
It is possible to transform the nodal equations into modal
equations in order to consider each mode independent from
the others. Considering only the resonances in the frequency
range between 10 Hz and 100 kHz, the model has been
reduced to the first five modes. The goal is to obtain electrical
impedance in order to know the load to be applied to the
power driver.
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Figure 2: Piezoelectric hysteresis behaviour with voltage and charge
driving strategies.
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Figure 3: Schematic representation of a piezoelectric element.
Reducing the mechanical model, it is possible to convert
it into a frequency domain as shown in (5) as equivalent
admittance.
Vpzt
(
sϑ21
m1
(
s2 + ω21
)+ sϑ22
m2
(
s2 + ω22
)+· · ·+ sϑ2n
mn
(
s2 + ω2n
)+ sC
)
= Ipzt.
(5)
Performing a low-frequency analysis (s → 0), the inertial
properties of each mechanical parallel branches can be
neglected, while elastic contributes are summed to the
electrical capacitance:
C∗ = C +
∑
i
ϑ2i
miω
2
i
. (6)
Introducing the residue term ϑ2i /mi = hi, the static
capacitance (at s → 0) can be written as
C∗ = C +
∑
i
hi
ω2i
. (7)
So, the quantity sC∗ corresponds to the equivalent low-
frequency admittance. Doing then a first-mode analysis, we
should detract the first-mode quantity from equivalent low-
frequency capacitance:
Y(s) = sh1
s2 + ω21
+ s
[
C∗ − h1
ω21
]
s→ 0
= sh1
s2 + ω21
+ s
⎡
⎢⎢⎢⎢⎣
(
C∗ − h1
ω21
)(
s2 + ω21
)
s2 + ω21
⎤
⎥⎥⎥⎥⎦
s→ 0
.
(8)
Impedance poles are admittance zeros; so in order to find
impedance natural frequencies, admittance’s numerator is
imposed equal to zero.
Keeping apart the s parameter in the gradient of the
curve, it is possible to impose equal to zero just on the part
in brackets:
h1 + s2
(
C∗ − h1
ω21
)
+ ω21
(
C∗ − h1
ω21
)
= 0. (9)
First zero’s pulsation is
s2z1 = −
h1 + ω21C
∗ − h1
C∗ − h1/ω21
= − ω
2
1
1− h1/ω21C∗
, (10)
where ωi are pulsations of admittance antiresonances, which
are in correspondence to the impedance resonances. From
experimental tests on the piezoelectric stack or from FEM
analysis, it is possible to obtain the value of the first
antiresonance pulsation (which also is the first admittance
resonance value) sz1. Substituting this value in the last
expression, the first residue h1 is
h1 = ω21
(
1 +
ω21
s2z1
)
C∗. (11)
In this way, the admittance associated to the first natural
frequency is
Y1(s) = sh1(
s2 + ω21
) . (12)
Keeping then in consideration all the successive modes, it is
possible to extend the matter in order to determinate all the
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successive residues. For the first n modes, impedance can be
written as
Y(s) =
n∑
i=1
shi
s2 + ω2i
+ s
⎡
⎣C∗ − n∑
i=1
hi
ω2i
⎤
⎦
s→ 0
. (13)
Residues hi can be written as
hi
=−
(
1/s2zi
)
C∗
∏i
j=1ω
2
j
(
ω2j−s2zi
)
+
∑i−1
j=1 hj
∏i
k=2ω
2
k
(
ω2k − s2zi
)
∏i−1
j=1ω
2
j
(
ω2j − s2zi
) .
(14)
3. Introduction of Mechanical and
Electrical Losses
In order to obtain a model closer to the reality, it is
necessary to introduce a modal damping element into each
resonance term of the transfer function. It is important
to keep in consideration a resistance in series with the
piezo capacitance, which models the electrical losses due
to electrical connections. Including damping, the resulting
admittance is
Y(s) =
n∑
i=1
shi
s2 + 2ζωis + ω2i
+
⎛
⎝s
⎡
⎣C∗ − n∑
i=1
hi
ω2i
⎤
⎦
s→ 0
⎞
⎠// 1
RS
.
(15)
Damping can be considered just near natural frequencies
relative to the branch, while at each other frequency can be
neglected.
4. Definition of the Equivalent
Electrical Circuit Parameters
From (15), it is clear that the electric equivalent circuit of the
mechanical properties is made up by n parallel branches to
piezoelectric equivalent capacitor C. Each branch is made up
by a capacitor and an inductor (in first approximation losses
are neglected), so the physical admittance of each parallel
branch of the electrical equivalent circuit is
Yi(s) = 1
sLi + 1/sCi
= 1
Li
s
(s2 + 1/LiCi)
. (16)
Starting from the admittance obtained from modal analysis,
it is possible to rewrite the last expression, in order to do a
term-by-term comparison and determinate the parameters
for the electrical equivalent circuit.
Y(s) =
n∑
i=1
shi
s2 + ω2i
+ s
⎡
⎣C∗ − n∑
i=1
hi
ω2i
⎤
⎦
s→ 0
. (17)
Our analysis is limited to the first five most important modes,
starting from the admittance related to the first mode:
Y1(s) = sh1(
s2 + ω21
) . (18)
L1 L2 L3 Ln
C C1 C2 C3 Cn
Rs R1 R2 R3 Rn
Figure 4: Electrical equivalent circuit for piezoelectric actuator
model.
A term-by-term comparison with the first parallel branch
parametric admittance leads to
Y1(s) = 1
L1
s
(s2 + 1/L1C1)
. (19)
The following relations can be used in order to define lumped
parameters values for the electrical equivalent circuit:
h1 = 1
L1
,
ω21 =
1
L1C1
,
−→
L1 = 1
h1
,
C1 = 1
L1ω
2
1
.
(20)
All the relations before can be used to evaluate the parame-
ters relative to the first branch and can be extended to each
successive branch of the electrical equivalent circuit:
hi = 1
Li
,
ω2i =
1
LiCi
,
−→
Li = 1
hi
,
Ci = 1
Liω
2
i
.
(21)
Residues value can be used to characterize the inductive
and the capacitive elements of the electrical equivalent
implementation, while resistance value is determined by
comparison with experimental data obtained on piezo stack
sample.
5. Electrical Equivalent
The admittance can be represented using the electrical equiv-
alent circuit in Figure 4, where parallel branches correspond
to the first 5 modes of the stack (electrical equivalent of
mechanical modes).
A comparison between the experimental impedance and
the result of electrical equivalent model is showed in Figure 5.
The electrical admittance is a good approximation of
the piezo stack electrical behavior, so it will be used as a
“reference load” for power driver design.
6. Power Driver Design
Injector controller is aimed at the control of the fuel quantity
injected in the combustion chamber of the cylinders. This
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Figure 5: FEM equivalent model and experimental measurements
comparison.
can be done by performing a position control on the injector
needle.
Unfortunately, no velocity, position, or force measure can
be performed inside the injector, neither on the piezoelectric
stack nor on the leverage.
So, in order to estimate the injector needle position, it
is important to measure a related quantity. The constitutive
equations of a piezoelectric stack showed that the needle
position is strictly related to the electrical charge loaded
in the equivalent capacitance of the injector itself. A direct
charge measurement is also possible but it is an intrusive
technique. Nevertheless, loaded charge is proportional to
the current transferred to the piezo stack by the power
driver.
The implemented control is based on two diﬀerent
feedback loops:
(1) an inner loop which controls the injector current,
(2) an outer loop which controls the charge stored in the
injector.
Hence from the charge stored in the piezo equivalent
capacitance, it is possible to estimate the needle position.
From the models above, it is possible to consider the
piezo stack as a capacitive load. A good method to drive
a capacitive load is to use a current generator driven by
an external signal: the simplest way to implement this type
of current generator is to use a transconductance amplifier
driven by a PWM signal (see Figure 6).
A good solution to obtain a high-eﬃciency amplifier is to
use a class D amplifier with current mode control in order to
have a quasi-ideal current generator [1].
The chosen topology is based on a synchronous bidirec-
tional Buck Converter operating in a Continuous Conduc-
tion Mode (CCM) in order to reduce current stresses on
electronic components, where the two transistors are driven
Vsupply Transconductance
amplifier
Ipzt
Vpzt
PWM
Signal
Figure 6: Schematic architecture of the proposed driving stage.
in a complementary way. To obtain the complete discharge of
the piezoelectric equivalent capacitance, a dissipative section
(braking transistor) has been added.
The most important physical quantity for a piezoelectric
actuator is the charge stored in the equivalent capacitance
which depends on temperature. To cover all the possible
driving techniques, the current flow to/from the actuator and
the related voltage on it must be carefully measured and con-
trolled. The basic converter scheme is proposed in Figure 7.
7. Power Driver Control
Power driver control is based on an inner current loop and
an outer energy loop that controls the equivalent energy of
the actuator. The inner loop is a hysteretic current mode
controller with quasi constant frequency that solves the
problem of sub harmonic instability, guarantees a quasi
constant switching frequency, and reduces the inductance
current ripple (Figure 8).
The hysteretic “window” is adjusted by varying the valley
current reference value starting from the diﬀerence between
reference switching periods and measured ones.
Starting from a hysteretic width initial value, the control
system measures the switching period, and using a frequency
feedback loop, the integral regulator determines the hys-
teresis variation in order to maintain the frequency quasi
constant [2].
The outer charge/energy loop (Figure 9) is a classic PI
control law with anti-windup that follows the reference
profile.
8. Implementation
The proposed system is implemented using a DSP/FPGA
based prototyping control platform developed at Mechatron-
ics Lab. In Figure 10, it is possible to see the power board
with the bidirectional converter (on the left) and the FPGA
controller board (on the right) between dummy loads (top)
and the piezoelectric injector (bottom).
The power board is also provided with a boost DC/DC
converter [3] also controlled from the same FPGA device
in order to make the system compliant with automotive
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applications where the standard 12 V power source is not
useful to drive the piezoelectric actuators.
The entire FPGA project takes up to 12 k logic elements
(on a maximum of about 33 k available on the ALTERA
Cyclone II device used in the application) divided into 18
main entities; the implemented code uses about 150 kbits of
the memory embedded on the FPGA and 4 DSP elements
for the fast fixed point multiplications. The main clock has a
frequency of 100 MHz, generated by an internal PLL fed by
an external 50 MHz oscillator.
All the state machines and processes are synchronized by
the main clock, and some internally generated clock enable
signals are used to schedule the algorithms. The profile
generator, for instance, uses a clock enable with a period of
1 μs, the same used to trigger the ADC sampling.
Using a single main clock for most of the synchronous
logic allows to reduce problems related to diﬀerent clock
domains; only the ADC and DAC IP cores are fed by
clock signals at lower frequency for the SPI communication
between the FPGA and the converter devices; the ADCs clock
has a frequency of 20 MHz which allows 1 μs of sampling
period while the current loop DACs clock has a frequency of
50 MHz resulting in 500 ns of maximum update period (the
real frequency is controlled by the inner control loop).
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Table 1: Piezoelectric actuator tip estimated displacement versus experimental measurements.
Measured Estimated
Charge storage
Q
piezo
[μC]
Piezo Voltage
Vpzt [V]
Tip displacement
q
pzt
[um]
Piezo Voltage
V̂pzt [V]
Estimated position
q̂pzt [μm]
Position Error
Err [%]
275 45 16 45 16.56 3.38
384 65 24 65 23.88 0.48
545 83 34 83 34.7 2.03
604 90 40 90 38.67 3.44
714 110 48 110 46.06 4.21
878 120 56 120 57.08 1.89
933 130 60 130 60.78 1.28
1098 145 68 145 71.87 5.38
1164 155 80 155 76.3 4.85
The final goal of this FPGA implementation is to demon-
strate that all the injector control strategies and algorithms
can easily fit in a final ASIC device for the automotive market
using standard available BCD silicon technologies.
9. Experimental Results
Experimental results were obtained using the test bench in
Figure 11 in order to validate the relation between charge and
displacement as shown in Table 1, where in the last column
errors between indirect measure and experimental one are
highlighted.
As previously mentioned, tip displacement is strictly
related to the charge stored in the actuator, so using an
inverse kinematics it is possible to indirectly obtain the tip
displacement measuring the charge.
Typical voltage and current waveforms obtained with this
type of actuator driving stage are shown in Figures 12 and 13.
In Figure 12, piezo actuator current (yellow) and piezo
voltage (magenta) are shown. The blue line in the oscil-
loscope picture is the STROBE signal used to start charge
(fall edge) and discharge (rise edge) sequence during piezo-
electric actuator test. To avoid resonance oscillation, current
reference profile has a rise time of about 200 μs in order
to guarantee a soft start charge phase while at the end
of discharge phase the braking MOSFET turns on for the
complete discharge of the load (a small voltage/current peak
is visible almost at the end of the discharge phase).
Figure 13 shows the dynamic behavior of the system
applying a reference profile with multiple steps. Waveforms
in the above figure are piezoelectric actuator current(yellow),
voltage (red), tip displacement (green), and stored charge
(blue), respectively. From the above pictures, it is possible
to notice a direct relationship between piezoelectric actuator
stored charge and measured tip displacement while the
voltage suﬀers of the intrinsic hysteresis phenomena.
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Figure 10: The experimental set-up of the proposed FPGA
controlled power driver with dummy loads and a piezoelectric
actuator connected.
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Figure 11: The experimental test bench for piezo injector charac-
terization.
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Figure 13: Piezoelectric actuator current, voltage, measured tip
displacement, and charge during a multilevel driving test.
10. Conclusion
In this paper, a complete approach to piezoelectric actuators
modeling and control strategy design has been presented.
The results reported in the present paper show that the
model obtained is a good approximation of the real dynamic
response of the piezoelectric actuator and the tip displace-
ment can be estimated from the charge measurements with
an error less than 5% without a direct measure on the
actuator (not possible in many applications).
The designed power module correctly drives the piezo-
electric actuator and allows controlling the tip displacement
using the suggested indirect method.
Moreover, the presented bidirectional power driver
allows energy recovery from the actuator during the dis-
charge phase with an overall eﬃciency above 80%.
With respect to other implementations [4], the proposed
system is able to guarantee good performances with a single
DCBUS rail voltage. Moreover, two nested control loops
(current and charge/energy) allow a very precise estimation
of needle position strictly related with fuel injection in the
cylinder combustion chamber. Those top performances lead
to high eﬃciency in engine combustion and less exhaust gas
released in the atmosphere.
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